Instruction set

Results: 2494



#Item
921Parallel computing / Classes of computers / Central processing unit / Superscalar / Branch predictor / Reduced instruction set computing / Instruction set / Very long instruction word / Microarchitecture / Computer architecture / Computing / Computer hardware

Energy-Efficient Hybrid Wakeup Logic Michael Huang, Jose Renau, and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu ABSTRACT

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2002-07-31 19:49:18
922Central processing unit / Instruction set architectures / Alpha 21064 / DEC Alpha / Microarchitecture / Instruction pipeline / Instruction set / CPU cache / VAX / Computer architecture / Computer hardware / Computer engineering

Alpha[removed]and Alpha 21066A Microprocessors Data Sheet Order Number: EC–QC4HB–TE Revision/Update Information:

Add to Reading List

Source URL: download.majix.org

Language: English - Date: 2013-01-10 05:04:38
923Central processing unit / Instruction set architectures / X86 architecture / Classes of computers / Erratum / Microcode / X86-64 / Itanium / X86 / Computer architecture / Computing / Computer hardware

micr[removed]sara-f02_legend

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2007-03-04 00:34:04
924Computing / CPU cache / Data dependency / Branch misprediction / Branch predictor / Instruction set / Memory disambiguation / Computer hardware / Central processing unit / Computer engineering

ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing ∗ Smruti R. Sarangi, Wei Liu, Josep Torrellas, and Yuanyuan Zhou University of Illinois at Urbana-Champaign {sarangi,liuw

Add to Reading List

Source URL: iacoma.cs.uiuc.edu

Language: English - Date: 2005-09-06 12:30:36
925Assembly languages / Programming language implementation / Addressing mode / Computer architecture / Machine code / Subroutine / Instruction set / C / Stack / Computing / Software engineering / Computer programming

COMS W4115 Programming Languages and Translators Programming Assignment 3: Tiger Interpreter Prof. Stephen A. Edwards Assigned March 25th, 2002 Columbia University Due 11:59 PM on April 8th, 2002

Add to Reading List

Source URL: www.cs.columbia.edu

Language: English - Date: 2002-03-19 11:09:46
926Instruction set architectures / DEC Alpha / Computer memory / PALcode / CPU cache / ARM architecture / Processor register / Instruction set / Computer architecture / Computer hardware / Central processing unit

21264/EV68CB and[removed]EV68DC Hardware Reference Manual Part Number: DS–0031C–TE This manual is directly derived from the internal[removed]EV68CB and[removed]EV68DC

Add to Reading List

Source URL: download.majix.org

Language: English - Date: 2013-01-10 05:02:21
927Central processing unit / Emulator / Instruction set / QEMU / MOV / Bochs / X86 architecture / X86 assembly language / Prefetch input queue / Software / Computer architecture / System software

Testing CPU Emulators Lorenzo Martignoni†‡ Roberto Paleari† Giampaolo Fresi Roglia† Danilo Bruschi† Dipartimento di Fisica‡ Università degli Studi di Udine Udine, Italy

Add to Reading List

Source URL: roberto.greyhats.it

Language: English
928Central processing unit / Instruction set architectures / SPIM / MIPS architecture / Procedural programming languages / Calling convention / NOP / Assembly language / Pointer / Computer architecture / Computing / Software engineering

COMS W4115 Programming Languages and Translators Programming Assignment 4: MIPS Tiger Compiler Prof. Stephen A. Edwards Assigned April 17th 25th, 2002 Columbia University Due 11:59 PM on May 6th, 2002

Add to Reading List

Source URL: www.cs.columbia.edu

Language: English - Date: 2002-04-25 07:05:04
929Computer buses / Computer memory / Central processing unit / Instruction set architectures / Conventional PCI / PCI configuration space / DEC Alpha / PCI Express / VAX / Computer hardware / Computer architecture / Computing

DECchip[removed]Core Logic Chipset Technical Reference Manual Order Number: EC–QE18B–TE Revision/Update Information:

Add to Reading List

Source URL: download.majix.org

Language: English - Date: 2013-01-10 05:04:22
930Microcontrollers / Electronics / 64-bit / Instruction set architectures / Computer architecture / Computer hardware / 1-Wire

Microsoft Word - DS1921G ordering info

Add to Reading List

Source URL: datasheets.maximintegrated.com

Language: English - Date: 2015-04-01 12:44:17
UPDATE